Use of self-assembled monolayers for selective metal removal and ultrathin gate dielectrics in MoS 2 field-effect transistors We demonstrate a simple and rapid method for the fabrication of multilayer molybdenum disulfide (MoS 2 ) field-effect transistors (FETs) by exploiting various functions of an octadecylphosphonic acid (ODPA)-based self-assembled monolayer (SAM). The SAM is used both for selective metal removal in patterning to simplify the fabrication process and as an ultrathin gate dielectrics in the device. The low voltage operation of the MoS 2 FETs was observed with a low gate leakage current and small hysteresis. In addition, selective metal removal can effectively narrow the spacing between the gate and contact electrodes, resulting in improved device characteristics. This approach also makes it possible to transfer thinner and smaller MoS 2 flakes. This study suggests intriguing applications of the SAM for the fabrication of functional electronic devices.
Introduction
A self-assembled monolayer (SAM) is a monomolecular film that spontaneously forms on a specific surface such as a metal, semiconductor or metal oxide. 1) SAMs have attracted great interest in various research fields and applications including adhesion, hydrophilic and hydrophobic surfaces and patterning. [1] [2] [3] Moreover, recent studies have demonstrated that phosphonic acid-based SAMs are applicable to ultrathin gate dielectrics in field-effect transistors (FETs). [4] [5] [6] A low gate leakage current and low interfacial trap density were accomplished using SAM-based gate dielectrics owing to their close-packed structure. [4] [5] [6] [7] As observed in previous studies, the hydrophobic surface of a SAM can weaken the adhesion strength at the interface between two objects. Since this feature can be used for selective metal removal, fabrication process can be simplified. [8] [9] [10] Furthermore, a self-assembly approach is highly reproducible and controllable, leading to more reliable device fabrication. Thus, SAMs have enormous potential for the fabrication of functional electronic devices.
Semiconducting molybdenum disulfide (MoS 2 ) has attracted considerable attention in terms of both scientific interest and practical applications owing to its versatile electronic, chemical and optical properties. [11] [12] [13] In particular, the lack of dangling bonds owing to its two-dimensional crystal structure makes MoS 2 a promising candidate channel material for FETs.
The objective of this study is to exploit the functions of SAMs in MoS 2 FETs not only as an ultrathin gate dielectric in devices, but also as part of the fabrication process. The proposed method enables the simple and rapid fabrication of MoS 2 FETs. In this paper, the current-voltage (I-V ) characteristics, subthreshold slope (SS), threshold voltage (V th ) and hysteresis of MoS 2 FETs with SAM-based dielectrics as well as a physical analysis will be presented. The effectiveness of our concept is demonstrated through the fabrication and characterization of FETs.
Device fabrication
A schematic of the procedure for the fabrication of MoS 2 FETs based on a SAM ultrathin dielectric is depicted in Fig. 1 , and a microscope image of the device is shown in Fig. 2 . First, as shown is Fig. 1(a) , a dual layer of photoresist was patterned by conventional mask contact photolithography. Owing to undercutting, the edge of the lower layer of photoresist was slightly etched, with the two layers of photoresist forming a "T" structure. Then, 80 nm of aluminum (Al) for the gate electrode was deposited by thermal evaporation. Next, as shown in Fig. 1(b) , aluminum oxides (AlO x ) and a SAM were formed on the Al surface. The substrate was subjected to oxygen plasma (plasma power: 300 W, process pressure: 300 mTorr, oxygen flow: 100 sccm, duration: 10 min) to form AlO x and hydroxyl groups on the Al surface. [4] [5] [6] [7] Subsequently, the substrate was immersed in 2-propanol containing 5 mM n-octadecylphosphonic acid (ODPA) for 1 h at room temperature. The ODPA was selectively formed on the oxides. 4) After that, the substrate was rinsed with 2-propanol then annealed in nitrogen (N 2 ) for 30 min at 100°C to stabilize the ODPA. Subsequently, as shown in Fig. 1(c) , a lift-off process in acetone was conducted to remove the photoresist. Then, as depicted in Fig. 1(d) , 10 nm of Al and 40 nm of gold (Au) as an adhesion layer and source=drain (S=D) contact, respectively, were deposited on the substrate entirely by thermal evaporation. The selective removal of Al=Au on the ODPA was performed by Scotch tape exfoliation since the ODPA reduces the adhesion strength at the interface between two objects owing to its hydrophobic surface. 8) As a result of peeling, the deposited metal on the ODPA was removed while that on the SiO 2 remained. After the selective metal removal, to remove the remaining residue, the substrate was rinsed with acetone, ethanol and deionized water. After all these procedures, then the SAM layer was newly formed again as a gate dielectric by the same O 2 plasma, immersion, rinsing and annealing steps. This step was vital in the fabrication process. This is because using AlO x alone as a gate dielectric would have resulted in a substantial leakage current, while FETs with a SAM on AlO x as the gate dielectric exhibited a significantly lower gate current density, which, according to a previous study, can be reduced by up to three orders of magnitude. This is due to the close-packed structure of the SAM with a thickness of only 2.1 nm. 4) A sectional view of the device after fabrication procedure is shown in Fig. 1(e) .
Finally, mechanically exfoliated MoS 2 flakes, which were confirmed to exist as a multilayer in the subsequent measurement, were transferred to the substrate with a poly(dimethylsiloxane) (PDMS) elastomer on a glass mask and a mask contact aligner. This manual transfer method made it possible to transfer the flakes to certain locations to act as channels. [14] [15] [16] [17] [18] [19] The PDMS with exfoliated MoS 2 flakes was attached on the glass mask on the aligner. An optical microscope and a micromanipulator were used to locate the MoS 2 flakes. Once the MoS 2 flakes on PDMS were above the desired location of the patterned substrate, the PDMS elastomer was carefully brought into contact with the substrate. Then PDMS was peeled off very slowly to leave the MoS 2 flakes on the target substrate. 14) After the transfer, the sample was annealed in N 2 at 150°C for 30 min to improve the electrical contact between the MoS 2 flakes and the Au source=drain electrodes. Figure 1(f) shows the device structure after the transfer of MoS 2 flakes.
Results and discussion
To determine whether the selective metal removal during the fabrication was successful, a scanning electron microscope (SEM) was employed to observe the boundary of the Au=Al interface. The SEM image in Fig. 2 reveals a nanogap of less than 100 nm. The existence of the nanogap between the source and drain electrodes is considered to be associated with the formation of the SAM on the SiO 2 surface in the undercut region of the dual-layer photoresist when immersed in ODPA solution during the fabrication. To confirm the electrodes were well isolated, the I-V characteristics between the source and drain electrodes without applying a gate voltage were then evaluated. As shown in Fig. 3 , the current flow between the source and drain was on the order of 10 −13 A before MoS 2 transfer, indicating that the electrodes were well electrically isolated, which was considered to be due to the existence of the SAM on the gate. On the other hand, current flow between the source and drain was observed after MoS 2 transfer. This result is consistent with the existence of the nanogap between the source and drain electrodes. Thus, the Au and Al electrodes were physically and electrically well isolated.
Having confirmed the isolation between the electrodes, Raman spectroscopy was employed to further investigate the characteristics of the MoS 2 flakes. Figure 4 shows the Raman spectra of the transferred MoS 2 flakes on the source, gate and drain electrodes and bulk MoS 2 excited by a 532 nm laser line. In a previous study, 14) it was shown that only the Raman frequencies of the in-plane (E Therefore, the peak shift of the Raman spectra indicates the number of layers or the physical thickness of MoS 2 .
14) As shown in Fig. 4 , the peak frequencies of the E In a previous study, 4) the thickness of the SAM was confirmed to be 2.1 nm, while the thickness of Al oxide was found to be about 8 nm using a transmission electron microscope (TEM).
7) The capacitance of the gate dielectric can be represented by that of the SAM and AlO x in series. Therefore, the capacitance per unit area (C) of the gate dielectric can be calculated as
where ε SAM is the relative dielectric constant of the SAM (2.5), ε AlOx is the relative dielectric constant of AlO x (9), t SAM is the thickness of SAM (2.1 nm), t AlOx is the thickness of AlO x (8 nm), and ε 0 is the absolute permittivity. 20, 21) The capacitance per unit area was found to be 0.51 µF=cm 2 .
The results of measurements are shown in Figs. 5(a) and 5(b). Figure 5(a) shows the I d -V g characteristics under the low-voltage operation of a MoS 2 FET with a SAM-based gate dielectric. Figure 5(a) indicates that the device can act as an n-type FET. The SAM-based gate dielectric was proved to be applicable to the fabrication of a low-voltage MoS 2 FETs owing to the obtained low gate current. A threshold voltage (V th ) of −0.72 V and a SS of 91 mV=dec were evaluated from the I d -V g characteristics at a low drain voltage (V ds ) of 0.05 V. 22) Small hysteresis can be clearly seen in Fig. 5(b) . Owing to the methyl group (-CH 3 ) as the terminal functional group, no reaction occurs between ODPA and MoS 2 , resulting in an abrupt ODPA=MoS 2 interface with electrical and chemical stability. 7) In addition, the absence of dangling bonds in ODPA leads to a superior interface with low defect density. These features are considered to be the reason for the small SS and the small hysteresis in the I d -V g characteristics. [23] [24] [25] [26] From Fig. 5(a) we can extract the low-field field-effect mobility (μ eff ) using
where L is the channel length (10 µm), W is the effective channel width (20 µm), C is the capacitance per unit area of gate dielectrics (0.51 µF=cm 2 ), V ds is the voltage between drain and source (0.05 V). The fabricated FET device has a maximum mobility of 11.8
. This value is similar to previously reported mobilities in the range of 0.1-10 cm 2 V −1 s −1 in thin layer MoS 2 transistors. 8, 10, 11) Compared with the previous method by using conventional photolithography, 7) owing to the narrowing of the space between the source and drain electrodes resulting from selective metal removal, an increased drain current together with a decreased SS under the same operation conditions was observed as shown in Fig. 6 . A larger area of MoS 2 flakes was in contact with the conducting metals owing to the reduced spacing between the source and drain electrodes, which is considered to effectively decrease the contact resistance (R c ) between the MoS 2 and the electrodes. Moreover, reducing the spacing between the electrodes can make the transfer of smaller and thinner MoS 2 flakes possible, as well as lead to an easier transfer operation owing to the less abrupt surface of the patterned substrate, for the kinetic control of the adhesion strength between the MoS 2 flakes and the elastomeric stamp. 27) Therefore, the flatter the surface, the slower the peeling off step can be conducted and the easier the transfer process.
Finally, the stability of the electrical characteristics of MoS 2 FETs with SAM-based gate dielectrics is demonstrated in Fig. 7 . Compared with the initial measurement, the I d -V g characteristics were degraded after 24 h, with a larger SS, a lower drain current and a positively shifted V th . In a previous study, 28) MoS 2 FETs without a passivation layer exhibited noticeable degradation of μ eff and a significant increase in R c , which are considered to mainly be due to the chemisorption of oxygen or=and water molecules, particularly on the back surface of the MoS 2 . [29] [30] [31] The atmosphere can have a great effect on the electrical characteristics of MoS 2 FETs. To obtain the more reliable operation of MoS 2 FETs with SAMbased dielectrics in air, a passivation layer is indispensable.
Conclusions
We demonstrated a simple and rapid process for the fabrication of MoS 2 FETs by exploiting various functions of a SAM. The MoS 2 FETs were successfully operated at a low voltage accompanied by a low gate leakage current owing to the ultrathin SAM-based gate dielectric. A low SS of 91 mV=dec and small hysteresis were obtained. The SAM not only plays an important role in the superior interfacial properties and low gate leakage current but also is applied to simplify the fabrication process owing to its hydrophobic surface. In addition, using the SAM for selective metal removal in the fabrication process can result in a narrow spacing between the electrodes. Highly aligned nanogap electrodes with a width smaller than 100 nm enabled the easier transfer of MoS 2 flakes. Also, the transfer of smaller and thinner MoS 2 flakes was possible. This study suggests intriguing applications and developments of the SAM for the fabrication of functional electronic devices. 
